







#### **Features and Benefits**

- Based on advanced AMR Sensing Technology with 0°~360° Full Range Angle Sensing
- Contactless Angle Measurement
- Independent Output Interface: I<sup>2</sup>C, SPI, Analog and PWM
- Programmable Linear Transfer Characteristic
- Programmable Zero Position
- 14 bit Core Resolution
- 12 bit DAC/PWM Resolution
- User Programmable Resolution & Zero Position
- RoHS Compliant 2011/65/EU
- SOP-8 or QFN-16 Package



# **Applications**

- Absolute Linear Position Sensor
- BLDC Motor Control
- Robotics Control
- Contactless Potentiometer
- Power Tools



# **General Description**

The MagnTek rotary position sensor MT6811 is an IC based on advanced AMR magnetic sensing technology. The sensor contains two Wheatstone bridges formed by a magnet field sensing element array. A rotating magnetic field in the x-y sensor plane delivers two sinusoidal output signals indicating the angle ( $\alpha$ ) between the sensor and the magnetic field direction. Within a homogeneous field in the x-y plane, the output signals are relatively independent of the physical placement in the z direction.

The sensor is only sensitive to the magnetic field direction as the sensing element output is specially designed to be independent from the magnet field strength. This allows the device to be less sensitive to magnet variations, stray magnetic fields, air gap changes and off-axis misalignment.

A standard I<sup>2</sup>C or SPI (3-Wire or 4-Wrie) interface allows a host microcontroller to read the 14-bit absolute angle position data from MT6811.

The absolute angle position is also provided as PWM output or linear analog signal proportional to VDD from a 12 bit DAC.





### **Table of Contents**

Fea	tures and	d Benefits	1
Аp	plications	s	1
Ge	neral Des	scription	1
1	Pin Cor	nfiguration	3
	1.1 SO	P-8 Package	3
	1.2 QFI	N-16 Package	4
2	Function	n Diagram	5
3	Absolute	Maximum Ratings	5
4	Electrical	Characteristics	6
5	Magnetic	c Input Specifications	7
6	Output I	Mode	8
	6.1 I/O	Pin Configuration	8
	6.2 Ana	alog Output Mode	9
	6.3 Pul	lse Width Modulation (PWM) Output Mode	11
	6.4 I <sup>2</sup> C	Interface	12
	6.4.1	I <sup>2</sup> C Timing Diagram	12
	6.4.2	I <sup>2</sup> C Read Angle Registers	13
	6.4.3	I <sup>2</sup> C Burst Read	14
	6.4.4	I <sup>2</sup> C Write	14
	6.5 SPI	Interface	
	6.5.1	SPI Timing Diagram	
	6.5.2	4-Wire SPI	
		3-Wire SPI	
	6.5.4	SPI Read Angle Register	
7	_	Placement	
8	Mechanic	cal Angle Direction	21
9	Package	Information	22
		P-8 Package	
	9.2 QFN	N-16 Package	23
10	Copy Rigl	hts and Disclaimer	24
11	Revision I	History	25





## 1. Pin Configuration

### 1. 1 SOP-8 Package




Figure 1: Pin Configuration for SOP-8 Package

#### **Pin List**

Name	#	Туре	Description
CSN	1	Digital Input	SPI/I <sup>2</sup> C Selection
HVPP	2	Analog Input	OTP Programming Supply or SPI/I <sup>2</sup> C Selection
OUT	3	Analog/Digital Output	Analog or PWM Output
VDD	4	Power Supply	3.3~5.0V Supply
MOSI/SDAT/SDA	5	Digital Input/output	SPI MOSI, SDAT or I <sup>2</sup> C Data
MISO	6	Digital Input/output	SPI MISO
SCK/SCL	7	Digital Input	SPI Clock or I <sup>2</sup> C Clock
GND	8	Ground	Ground

### **Family Members**

<b>Part Number</b>	Description
MT6811CT	SOP-8 Package, Tube Pack (100pcs/Tube) or Tape & Reel Pack (3000pcs/Reel)

\*SOP-8 Reflow Sensitivity Classification: MSL-3





### 1. 2 QFN-16 Package




Figure 2: Pin Configuration for QFN-16 Package

#### **Pin List**

Name	#	Туре	Description
MOSI/SDA	1	Digital Input/output	SPI MOSI, SDAT or I <sup>2</sup> C Data
MISO	2	Digital Input/output	SPI MISO
SCK/SCL	3	Digital Input	SPI Clock or I <sup>2</sup> C Clock
GND	4	Ground	Ground
CSN	5	Digital Input	SPI/I <sup>2</sup> C Selection
NC	6	-	-
NC	7	-	-
NC	8		-
NC	9	-	-
NC	10	-	-
OUT	11	Analog/Digital Output	Analog or PWM Output
HVPP	12	Analog Input	OTP Programming Supply or SPI/I <sup>2</sup> C Selection
NC	13	-	-
NC	14	-	-
NC	15	-	-
VDD	16	Power Supply	3.3~5.0V Supply

### **Family Members**

Part Number	Description
MT6811QT	QFN-16 Package, Reel Pack (3000pcs/Reel)

<sup>\*</sup>QFN-16 Reflow Sensitivity Classification: MSL-1





### 2. Functional Diagram

The MT6811 is manufactured in a CMOS standard process and uses advanced magnet sensing technology to sense the magnetic field distribution across the surface of the chip. The integrated magnetic sensing element array is placed around the center of the device and delivers a voltage representation of the magnetic field at the surface of the IC.




Figure 3: Block Diagram

Figure 3 shows a simplified block diagram of the chip, consisting of the magnetic sensing element modeled by two interleaved Wheatstone bridges to generate cosine and sine signals, gain stages, analog-to-digital converters (ADC) for signal conditioning, and a digital signal processing (DSP) unit. Other supporting blocks such as LDO, etc. are also included.

### 3. Absolute Maximum Ratings (Non-Operating)

Stresses beyond those listed under "Absolute Maximum Ratings " may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Name	Min.	Max.	Unit
DC Voltage at Pin VDD	-0.5	7	V
DC Voltage at Pin HVPP	-0.5	8	V
Storage Temperature	-55	150	°C
Operating Temperature	-40	85	°C
Electrostatic Discharge (HBM)	-	±3.0	KV
Electrostatic Discharge (CDM)	-	±1.5	KV





### 4. Electrical Characteristics

Operation conditions: Ta=-40 to 125°C, VDD=3.0~5.5V unless otherwise noted.

Symbol	Parameter	Conditions/Notes	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	-	3.0	3.3~5.0	5.5	V
HVPP	Supply Voltage	-	6.75	7.0	7.25	V
Idd	Supply Current	-	-	6.0	9.0	mA
INL	Integral Non-Linearity	Note (1)	-	±1.2	±2.0	0
$T_{PwrUp}$	Power-Up Time	VDD Ramp<10us	-	-	1.0	ms
<b>Analog Out</b>	put Specification					
R <sub>OUT</sub>	Analog Output Resistance	-	-	15	30	Ω
$R_L$	Pull-Up or Pull-Down	-	1K	-	-	Ω
$C_L$	Loading Capacitor	-	-	-	100	nF
$V_{Sat\_High}$	Saturation High Voltage	I <sub>Load</sub> =1mA	95	98	-	%VDD
$V_{Sat\_Low}$	Saturation Low Voltage	I <sub>Load</sub> =1mA	-	2	5	%VDD
DAC_LSB	DAC LSB	12 bit DAC	-	0.025		%VDD
DAC_INL	DAC Integral Non-Linearity	-	-	-	±3	LSB
DAC_DNL	DAC Differential Non-Linearity	-	-	-	±1.5	LSB
$V_{Noise}$	Analog Output Noise	Ta=25°C, RMS Value excluding DAC Quantization Noise			0.02	%VDD
Erm	Ratiometric Error	Note (2)	-0.3	-	0.3	%
PWM Outpu	ut Characteristics					
FPWM	PWM Frequency	Programmable	-5% @27℃	625 /1250 /2500 /5000	+5% @27℃	Hz
$T_{Rise}$	Rising Time	$C_L=1nF$	-	-	1	us
$T_{Fall}$	Falling Time	C <sub>L</sub> =1nF	-	-	1	us
Digital I/O Characteristics (Push-Pull Type in Normal Mode)						
V <sub>IH</sub>	High Level Input Voltage	-	0.7*VDD	-	-	V
$V_{IL}$	Low Level Input Voltage	-	-	-	0.3*VDD	V
$V_{OH}$	GPIO Output High Level	Push-pull (lout=2mA)	VDD-0.1	-	-	V
V <sub>OL</sub>	GPIO Output Low Level	Push-pull (lout=2mA)	-	-	0.1	V
I <sub>LK</sub>	Input Leakage Current	-	-	-	±1	μΑ

Note (1): The typical error value can be achieved at room temperature and with no off-axis misalignment error. The maximum error value can be achieved over operation temperature range, at maximum air gap and with worst-case off-axis misalignment error.

Note (2): The analog output is by design ratiometric, i.e. it is proportional to the supply voltage VDD. The ratiometric error is calculated as follows.

$$Erm = \left[\frac{Vout(V_{DD})}{V_{DD}} - \frac{Vout(5V)}{5V}\right] \cdot 100\%$$





## 5. Magnetic Input Specifications

Operation conditions: Ta=-40 to  $85^{\circ}$ C,  $VDD=3.0\sim5.5V$  unless otherwise noted, two-pole cylindrical diametrically magnetized source.

Symbol	Parameter	Conditions/Notes	Min.	Тур.	Max.	Unit
Dmag	Diameter of Magnet	Recommended Magnet: Ø8mm x 2.5mm for Cylindrical Magnets	-	8.0	-	mm
Tmag	Thickness of Magnet		-	2.5	-	mm
Bpk	Magnetic Input Field Amplitude	Measure at the IC Surface	200	-	10000	Guass
AG	Air Gap	Magnetic to IC Surface Distance	-	-	3.0	mm
RS	Rotation Speed		-	-	10000	RPM
DISP	Off Axis Misalignment	Misalignment Error Between Sensor Sensing Center and Magnet Axis (See Figure 4)	-	-	0.3	mm
TCmag1	Recommended Magnet	NdFeB (Neodymium Iron Boron)	-	-0.12	-	
TCmag2	Material and Temperature Drift Coefficient	SmCo (Samarium Cobalt)	-	-0.035	-	%/°C




Figure 4: Magnet Arrangement





#### 6. Output Mode

The MT6811 provides Analog and PWM at output pin, also angle position data could be transferred by I<sup>2</sup>C or SPI interface.

#### 6.1 I/O Pin Configuration

For SOP-8 package, I<sup>2</sup>C and SPI are configured to Pin.5, Pin.6 and Pin.7. Analog and PWM output is configured to Pin.3.

SOP-8 Package I/O Pin Configuration

Pin#	I <sup>2</sup> C Mode	3-Wire SPI Mode	4-Wire SPI Mode
5	SDA	SDAT	MOSI
6			MISO
7	SCL	SCK	SCK

For QFN-16 package, I<sup>2</sup>C and SPI are configured to Pin.1, Pin.2 and Pin.3. Analog and PWM output is configured to Pin.11.

#### QFN-16 Package I/O Pin Configuration

Pin#	I <sup>2</sup> C Mode	3-Wire SPI Mode	4-Wire SPI Mode
1	SDA	SDAT	MOSI
2			MISO
3	SCL	SCK	SCK





#### **6.2 Analog Output Mode**

The MT6811 provides a rail-to-rail linear analog output by a build-in 12 bit DAC as shown in Figure 5. It's a linear transfer function of absolute angle and output voltage. To enable analog output, register 'Enable Analog' should be programmed to high.




Figure 5: Default Analog Output

#### Analog or PWM Output Control Register (OTP)

Reg. Enable Analog	Pin.3 (SOP-8), Pin.11 (QFN-16)
0	PWM
1	Analog

The reference circuit for analog output is shown in Figure 6, an external decoupling capacitor C1 (typical 10nf, maximum 100nf) is suggested for better performance.




Figure 6: Analog Output Mode Reference Circuit





The angle and voltage value of start-point, Clamp\_Low and Clamp\_High could be user programmed, also the Zero Point could be user programmed as shown in Figure 7.




Figure 7: Analog Output Transfer Function and Zero Point

#### Analog Output Registers (MTP)

Register	Bit<7:4>	Bit<3:0>	
Clamp_Low_LSB	Clamp	_Low<7:0>	
Clamp_High_LSB	Clamp_High<7:0>		
Clamp_Msb	Clamp_High<11:8>	Clamp_Low<11:8>	
Zero_Lsb	Zer	ro<7:0>	
Zero_MSB	NA	Zero <11:8>	
Start_Angle_Lsb	A_Start<7:0>		
Start_Angle_Msb	NA	A_Start<11:8>	
Stop_Angle_Lsb	A_Stop<7:0>		
Stop_Angle_Msb	NA	A_Stop<11:8>	
Start_Voltage_Lsb	V_Start<7:0>		
Stop_Voltage_Lsb	V_St	op<7:0>	
Voltage_Msb	V_Stop<11:8>	V_Start<11:8>	





#### 6.3 Pulse Width Modulation (PWM) Output Mode

The MT6811 provides a digital Pulse Width Modulation (PWM) output, whose duty cycle is proportional to the measured angle as shown in Figure 9. PWM is a default output of Pin.3 (SOP-8) and Pin.11 (QFN-16).




Figure 8: PWM Output Reference Circuit

#### PWM Resolution Register (OTP)

Reg. PWM_Res<1:0>	Resolution	PWM Frequency
00	10 bit	2.5 KHz
01	9 bit	5 KHz
10	11 bit	1.25 KHz
11	12 bit	625 Hz




Figure 9: PWM Output





#### 6.4 I<sup>2</sup>C Interface

The MT6811 provides a slave I<sup>2</sup>C interface for host MCU to read back digital absolute angle information from its internal registers. The reference circuit for I<sup>2</sup>C interface is shown in Figure 10, whether the need for pull-up resistor on SCL is determined by MCU, for MT6811 SCL is a digital input.




Figure 10: PC Reference Circuit

#### 6.4.1 I<sup>2</sup>C Timing Diagram




Figure 11: PC Timing Diagram

#### **PC Timing Parameter**

Parameter	Notes	Min.	Max.	Unit
$T_{SCL}$	SCL Clock Period	1	-	μs
T <sub>HD.STA</sub>	Hold Time of 'START'	250	-	ns
$T_LOW$	Low Phase of SCL	250	-	ns
T <sub>HIGH</sub>	High Phase of SCL	250	-	ns
$T_{SU.DA}$	Setup Time of SDA	100	-	ns
$T_{HD.DA}$	Hold Time of SDA	50	-	ns
$T_R$	Rising Time of SDA/SCL	-	150	ns
T <sub>F</sub>	Falling Time of SDA/SCL	-	150	ns
$T_{SU.STP}$	Setup Time of 'Stop'	250	-	ns





#### 6.4.2 I<sup>2</sup>C Read Angle Registers

The slave ID of MT6811 is b' 0000110 in 7 bit binary form. The 14 bits angle data is stored in internal register 0x03 and 0x04. Please follow the I<sup>2</sup>C timing of Figure 12 to read the angle data from 0x03 and 0x04 registers.

Note: Please read Register 0x03 first and then read 0x04




Figure 12: PC Single Byte Read

#### Angle Data Register

Reg. Addresss	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x03		Angle<13:6>						
0x04		Angle<5:0>				No_Mag_Warning	NA	

 $0~360^{\circ}$  absolute angle  $\theta$  could be calculated by the below formula:

$$\theta = \frac{\sum_{i=0}^{13} Angle < i > \bullet 2^{i}}{16384} \bullet 360^{\circ}$$

Bit 0x04[1] is a diagnosed bit for No Magnet Detected. When the MT6811 could not detect enough magnetic field for proper operation, this bit is set to high.





#### 6.4.3 I<sup>2</sup>C Burst Read

The MT6811 provides an I<sup>2</sup>C burst read mode as shown in Figure 13 for faster data rate than single byte read mode.




Figure 13: PC Burst Read

#### 6.4.4 I<sup>2</sup>C Write




Figure 14: PC Write





#### 6.5 SPI Interface

The MT6811 also provides a 4-Wire or 3-Wire SPI (Register 3W\_SPI should be programmed to 'High' to enable 3-Wire SPI Mode) interface for host MCU to read back digital absolute angle information from its internal registers. The reference circuit for SPI interface is shown in Figure 15 and Figure 16.




Figure 15: 4-Wire SPI Reference Circuit




Figure 16: 3-Wire SPI Reference Circuit

#### 3-Wire SPI Enable Register (OTP)

Reg. 3W_SPI	SPI Interface
0	4 Wire
1	3 Wire





#### **6.5.1 SPI Timing Diagram**

The MT6811 SPI uses mode=3 (CPOL=1, CPHA=1) to exchange data. As shown in Figure 17, a data transfer starts with the falling edge of CSN. The MT6811 samples data on the rising edge of SCK, and the data transfer finally stops with the rising edge of CSN.




Figure 17: SPI Timing Diagram

#### SPI Timing Parameter

Symbol	Notes	Min.	Max.	Unit
$T_L$	Time between CSN falling edge and SCK falling edge	250	-	ns
T <sub>SCK</sub>	Clock period	400(1)	-	ns
$T_{SCKL}$	Low period of clock	200(2)	-	ns
T <sub>SCKH</sub>	High period of clock	200(2)	-	ns
T <sub>SET</sub>	Setup Time for MISO/MOSI data	50	-	ns
T <sub>HOLD</sub>	Hold Time for MISO/MOSI data	50	-	ns
T <sub>H</sub>	Time between SCK last rising edge and CNS rising edge	0.5•TSCK	-	ns

#### Notes:

The MT6811 has a burst mode. When this mode is enabled, the chip internal clock frequency is doubled and the minimum  $T_{SCK}$  also could be reduced to 200ns

The MT6811 has a burst mode. When this mode is enabled, the chip internal clock frequency is doubled and the minimum  $T_{SCKL}$  and  $T_{SCKH}$  also could be reduced to 100ns





#### 6.5.2 4-Wire SPI




Figure 18: 4-Wire SPI Timing

An SPI data transfer starts with the falling edge of CSN and stops at the rising edge of CSN. SCK is the Serial Port Clock and it is controlled by the SPI master, it is high when there is no SPI transmission. MOSI (master output slave input) and MISO (master input slave output) is the Serial Port Data Input and Output, it is driven at the falling edge of SCK and should be captured at the rising edge of SCK.

- **Bit 0**: R/W bit, when it is 0, the data DI7~DI0 is written into the device, when it is 1, the data DO7~DO0 from the device is read.
- **Bit 1-7**: Address A6~A0. This is the address field of the indexed register.
- Bit 8-15: Data DI7~DI0 (write mode). This is the data that will be written into the device (MSB first).
- Bit 8-15: Data DO7~DO0 (read mode). This is the data that will be read from the device (MSB first).

#### 6.5.3 3-Wire SPI




Figure 19: 3-Wire SPI Timing

An SPI data transfer starts with the falling edge of CSN and stops at the rising edge of CSN. SCK is the Serial Port Clock and it is controlled by the SPI master, it is high when there is no SPI transmission. SDAT is the Serial Port Data Input and Output, and it is driven at the falling edge of SCK and should be captured at the rising edge of SCK.

- **Bit 0**: RW bit. When 0, the data D7~D0 is written into the device. When 1, the data D7~D0 from the device is read.
- Bit 1-7: address A6~A0. This is the address field of the indexed register.
- Bit 8-15: data D7~D0 (write mode). This is the data that will be written into the device (MSB first).
- Bit 8-15: data D7~D0 (read mode). This is the data that will be read from the device (MSB first).





#### 6.5.4 SPI Read Angle Register (e.g. 4-Wire SPI)




Figure 20: 4-Wire SPI Single Byte Read Angle Register

#### Angle Data Register

Reg. Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x03		Angle<13:6>						
0x04		Angle<5:0>			No_Mag_Warning	NA		

 $0\sim360^{\circ}$  absolute angle  $\theta$  could be calculated by the below formula:

$$\theta = \frac{\sum_{i=0}^{13} Angle < i > \bullet 2^{i}}{16384} \bullet 360^{\circ}$$

Bit 0x04[1] is a diagnosed bit for No Magnet Detected. When the MT6811 could not detect enough magnetic field for proper operation, this bit is set to high.

For SPI reading angle data, MangTek provides a special data processing MCU code for better accuracy, please contact us for it.





The MT6811 provides an SPI burst read mode for faster data rate than single byte read mode as shown in Figure 21.




Figure 21: 4-Wire SPI Burst Read Angle Registers




Figure 22: 3-Wire SPI Single Byte Read Angle Registers




Figure 23: 3-Wire SPI Burst Read Angle Registers







### 7. Magnet Placement

It is required that the magnet's center axis be aligned with the sensing element center of MT6811 with the air-gap as small as possible. Any misalignment introduces additional angle error and big air-gap also weakens the magnet field which could be sensed by the device. Magnets with larger diameter are more tolerant to DISP (off-axis misalignment) and big AG (air-gap between Magnet and device).


INL vs. DISP for Φ6 magnet



INL vs. DISP for Φ8 magnet



INL vs. DISP for Φ10 magnet














# 8. Mechanical Angle Direction



























# 9. Package Information

## 9.1 SOP-8 Package









Cumbal	Dimensions i	n Millimeters	Dimensio	ns in Inches
Symbol	Min.	Max.	Min.	Max
Α	1.450	1.750	0.057	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
С	0.170	0.250	0.007	0.010
D	4.700	5.100	0.185	0.201
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
е	1.270	(BSC)	0.05	0(BSC)
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°
Χ	1.94	2.24	0.076	0.088
Υ	1.71	2.01	0.067	0.079
Z	0.42	0.62	0.016	0.024





### 9.2 QFN-16 Package





Cumbal	Dimensions i	n Millimeters	Dimensi	ons in Inches	
Symbol	Min.	Max.	Min.	Max.	
Α	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
А3	0.203	BREF	0.0	008REF	
D	2.900	3.100	0.114	0.122	
E	2.900	3.100	0.114	0.122	
D1	1.600	1.800	0.063	0.071	
E1	1.600	1.800	0.063	0.071	
k	0.275	5REF	0.011REF		
b	0.180	0.300	0.007	0.012	
e	0.500	OREF	0.0	20REF	
L	0.300	0.500	0.012	0.020	
X	1.690	1.990	0.066	0.078	
Υ	1.110	1.410	0.043	0.055	
Z	0.420	0.620	0.016	0.024	





### 10. Copy Rights and Disclaimer

- 1. This document may not be reproduced or duplicated, in any form, in whole or in part without prior written consent of MagnTek . Copyrights © 2018, MagnTek Incorporated.
- 2. MagnTek reserves the right to make changes to the information published in this document at anytime without notice.
- 3. MagnTek' s products are limited for use in normal commercial applications. MagnTek' s products are not to be used in any device or system, including but not limited to medical life support equipment and system.

For the latest version of this document, please visit our website: www.magntek.com.cn





# 11. Revision History

<b>Revision Number</b>	Date	Comments
1.0	2018.11.18	Initial Release
1.1	2019.07.18	Updated Reference Circuit for Better Reliability
1.2	2019.08.01	Updated PWM Frequency